arvkr/hardware-multiplier-architectures: Verilog ... - GitHub

: This is the most basic design. It uses an array of AND gates for partial products and full/half adders for summation. While easy to understand, it has a high critical path delay for larger bit-widths.

The following repositories are reliable sources for Verilog code and testbenches: